Applicant: Bryan R. White Attorney's Doelet No.: 10559-165001 / P8249

Serial No.: 09/676,844

Filed: September 29, 2000

Page : 3 of 12

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

Claim 1. (Currently amended) A memory controller hub comprising:

an internal graphics subsystem adapted to perform graphics operations on data; and
a cache adapted to store addresses of locations in physical memory available to the
internal graphics subsystem for storing graphics data and adapted to store addresses of locations
in physical memory available to an external graphics controller coupled to the memory controller
hub to store for storing graphics data.

Claim 2. (Previously presented) The memory controller hub of claim 1 further including a dedicated bus interface coupling the external graphics controller to the memory controller hub.

Claim 3. (Original) The memory controller hub of claim 2 wherein the dedicated bus interface includes an accelerated graphics port (AGP).

Claim 4. (Previously presented) The memory controller hub of claim 1 configured to provide a block of linear, virtual memory addresses for use by the internal graphics subsystem, wherein the cache is adapted to store addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses.

Claim 5. (Previously presented) The memory controller hub of claim 1 configured to provide a block of linear, virtual memory addresses for use by the external graphics controller, wherein the cache is adapted to store addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses.

Applicant: Bryan R. White

Serial No.: 09/676,844

Filed: September 29, 2000

Page : 4 of 12

Claim 6. (Currently amended) The memory controller hub of claim 1 configured to provide a first block of linear, virtual memory addresses for use by the external graphics controller and adapted to provide a second block of linear, virtual memory addresses for use by the internal graphics subsystem, wherein the cache is adapted to store addresses of locations in physical memory that correspond to addresses within the first block of linear, virtual memory addresses and is adapted to store addresses of locations in physical memory that correspond to addresses within the second block of linear, virtual memory addresses.

Attorney's De

ket No.: 10559-165001 / P8249

Claim 7. (Currently Amended) A computer system comprising:

a CPU;

a display device;

a system memory adapted to store video data and non-video data; and

a memory controller hub coupled to the CPU and coupled to the system memory, the memory controller hub comprising:

an internal graphics subsystem configured to perform graphics operations on graphics data; and

a cache adapted to store addresses of locations in physical memory available to the internal graphics subsystem for storing graphics data and <u>adapted to store addresses</u> of locations in physical memory available to an external graphics controller coupled to the memory controller hub to store for storing graphics data.

Claim 8. (Previously presented) The computer system of claim 7 further including a dedicated bus interface coupling the external graphics controller to the memory controller hub.

Claim 9. (Original) The computer system of claim 8 wherein the dedicated bus interface includes an accelerated graphics port (AGP).

Claim 10. (Previously presented) The computer system of claim 7 wherein the memory controller hub is configured to provide a block of linear, virtual memory addresses for



Applicant: Bryan R. White

Serial No.: 09/676,844

Filed: September 29, 2000

Page : 5 of 12

use by the internal graphics subsystem; and

wherein the cache is adapted to store addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses.

et No.: 10559-165001 / P8249

Claim 11. (Previously presented) The computer system of claim 7 wherein the memory controller hub is configured to provide a block of linear, virtual memory addresses for use by the external graphics controller; and

wherein the cache is adapted to store addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses.

Claim 12. (Previously presented) The computer system of claim 7 wherein the memory controller hub is configured to provide a first block of linear, virtual memory addresses for use by the external graphics controller and is adapted to provide a second block of linear, virtual memory addresses for use by the internal graphics subsystem; and

wherein the cache is adapted to store addresses of locations in physical memory that correspond to addresses within the first block of linear, virtual memory addresses and is adapted to store addresses of locations in physical memory that correspond to addresses within the second block of linear, virtual memory addresses.

Claim 13. (Currently amended) A method of storing addresses of locations in physical memory in a memory controller hub cache, the method comprising:

determining whether the memory controller hub is operably coupled to an external graphics controller or whether the memory controller hub performs graphics operations on data using an internal graphics subsystem; and

if the memory controller hub is coupled to an external graphics controller, then storing in a cache within the memory controller hub addresses of locations in physical memory available to the external graphics controller for storing graphics data; but

if the memory controller hub performs graphics operations on data using an internal graphics subsystem, then storing in the cache addresses of locations in physical memory.

graphics subsystem, then storing in the cache addresses of locations in physical memory available to the external graphics controller for storing graphics data.



Applicant: Bryan R. White

Serial No.: 09/676,844

Filed

: September 29, 2000

Page

: 6 of 12

wherein the locations in physical memory are available to either an external graphics controller coupled to the memory controller hub or are available to an internal graphics subsystem of the memory controller hub.

ket No.: 10559-165001 / P8249

Attorney's Doc

Claim 14. (Currently amended) The method of claim 13 further comprising:

if the memory controller hub performs graphics operations on data using the internal graphics subsystem, providing a block of linear, virtual memory addresses in the memory controller hub for use by the internal graphics subsystem; and

if the memory controller hub performs graphics operations on data using the internal graphics subsystem, storing in the cache addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses.

Claim 15. (Currently amended) The method of claim 13 further comprising:

if the memory controller hub is coupled to an external graphics controller, providing a block of linear, virtual memory addresses in the memory controller hub for use by the external graphics controller; and

if the memory controller hub is coupled to an external graphics controller, storing in the cache addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses.

Claim 16. (Currently amended) The method of claim 13 further comprising:

if the memory controller hub performs graphics operations on data using the internal graphics subsystem, providing a block of linear, virtual memory addresses in the memory controller hub for use by the external graphics controller, and storing in the cache addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses; or

if the memory controller hub is coupled to an external graphics controller, providing a block of linear, virtual memory addresses in the memory controller hub for use by the internal graphics subsystem, and storing in the cache addresses of locations in physical memory that correspond to addresses within the block of linear, virtual memory addresses.



Applicant: Bryan R. White Serial No.: 09/676,844 Filed: September 29, 2000 Page: 7 of 12

Attorney's Doctet No.: 10559-165001 / P8249